

Rev A

PCB Number : EVAL-CN0321-SDPZ

Settings for Iout and Vout separate with +30V/-28V over-voltage protection (Default)

R39, R44 Inserted (0R), R27 Inserted (22R)
R37, R38, R45 Not inserted
R60, R61 Not Inserted

Settings for Iout and Vout tied together

AVss must be clamped to $> -20V$ (as 36V max amplifier on +Vsense), either by using ADP7182 or by another method.




R39, R44 Not inserted
R27, R38, R45 Inserted (0R), R37 Inserted (10k)
R60, R61 Inserted (0R)


Reference Select


Either R22 inserted (0R) - Internal Reference
or R23 inserted - ADR02 as reference (Default)


External Rset


Populate R11 with a precision 15kohm resistor.
Enable external/internal Rset via software











Keep caps tight to device pins

